RTL2PD Design Engineer (ASIC)
Requirements at a glance
RTL2PD Design Engineer (ASIC) at Inabia Software & Consulting Inc. is a role based in Bay Area, CA. It does not mention visa sponsorship. Applications are submitted through JazzHR.
- Visa sponsorship
- Not mentioned in the posting
- Application platform
- JazzHR
Extracted automatically from the job description. Confirm details in the full posting below.
Hello,
Job Title : RTL2PD Design Engineer / RTL2PD Design Engineer (ASIC)
Client: Arrow Electronics
Experience Required: 8–12 years of hands-on experience
Pay Rate - $75/hr on W2 and $80/hr on C2C
Work Location: Bay Area, CA (Onsite)
Visa: All visa, except H1B transfer
C2C engagements are allowed.
RTL to Physical Design (RTL2PD) stage experience
MUST HAVE : RTL Synthesis, Constraint writing, validation, Static timing Analysis
What candidate will Be Doing:
RTL Synthesis, Constraint writing, validation, Static timing Analysis
Writing Scripts/Modiying scripts for RTL synthesis, SDC creation, STA
Debug synthesis issues and STA
Generate clean netlist.
What we are looking for:
Experience: 8–12 years of hands-on RTL Synthesis
EDA exposure: Design compiler, PrimeTime, Tempus, Genus,
Multi-Node Design: Experience working with 16nm, 7nm… etc nodes.